A 128-phase Delay-Locked Loop with Cyclic VCDL

Chien-Hung Kuo and Yu-Chieh Ma
National Taiwan Normal University


Abstract

A multiphase delay-locked loop with cyclic voltage controlled delay line is presented in this paper. The 128 output phases can be simultaneously produced by the 16-delay units of VCDL. The presented multi-phase DLL is realized by CMOS 90 nm 1P9M process. The total power consumption is 9.2 mW at the supply voltage of 1.2 V and the operational frequency of 92.16 MHz.